Verify.Ring
R : Interface.RING
include sig ... end
module I : sig ... end
val additive_inverse : R.t -> bool