{"src":[{"name":"source_0.v","file_type":"verilogSource-2005"},{"name":"source_1.v","file_type":"verilogSource-2005"},{"name":"source_2.v","file_type":"verilogSource-2005"},{"name":"source_3.v","file_type":"verilogSource-2005"}],"tb":[{"name":"testbench_0.v","file_type":"verilogSource-2005"},{"name":"testbench_1.v","file_type":"verilogSource-2005"},{"name":"testbench_2.v","file_type":"verilogSource-2005"}],"config":{"suite":"","tool":"","languaje":"","name":"","top_level":"","top_level_file":"","working_dir":"","gtkwave":""}}